

## Performance Specification

ITEM	Ex1s	Ex1n, Ex2n
Operating control method	Cyclic operation by stored program	
I/O control method	Batch processing method (when END instruction is executed)	
Operation time	Basic instruction 0.5us, Applied instruction from 2us to several 100us.	
Programming language	Relay symbolic language + Step ladder	
Program capacity / memory	2000 steps ( built in EEPROM )	8000 steps ( built in EEPROM )
Number of instruction	Basic instruction: 27; Step ladder instruction: 2; Applied instruction: 105(1s) 107(1n) 118(2n)	
Input Relay	1s : X00 ~ X17 1n : X000 ~ X177 (Sink/Source DC24V 7mA photo coupler isolation)	
Output Relay	1s : Y00 ~ Y17 1n : Y000 ~ Y177 (Relay : AC250V/1A or Transistor : DC30V/0.5A)	
Auxiliary Relay (M)	Latched	M000 ~ M499 ( EEPROM backup )
	General	M500 ~ M1535 (no backup)
	Special	M8000 ~ M8255 (no backup)
State Relay (S)	Latched	S000 ~ S499 ( EEPROM backup )
	General	S500 ~ S999 (no backup)
Timer (T)	100 msec	T000 ~ T199 (no backup)
	10 msec	T200 ~ T245 (no backup)
	1 ms integration	4 points, T246 ~ T249 (EEPROM backup)
	100 ms integration	6 points, T250 ~ T255 (EEPROM backup)
	Analog	2 points, (Define by user)
Counter (C)	16bits Counter	C00 ~ C31 Latched (EEPROM backup)
		C32 ~ C199 General
	32bits Counter	C200 ~ C215 General
		C216 ~ C255 Latched (backup)
High Speed Counter	6 points : X0 ~ X5 ; X0 or X1 for 1 phase 60KHz , X2 ~ X5 for 1phase 10KHz X0 and X1 for 2 phase 30KHz , X2 ~ X5 for 2phase 5KHz	
Data Register	Latched	D000 ~ D255 (EEPROM backup)
	General	D256 ~ D3999 (can use FNC(12) MOV stored at EEPROM)
	Special	D8000 ~ D8255 (no backup)
Index	V0 ~ V7, Z0 ~ Z7	
Nest Routine (N)	N0 ~ N7	
Subroutine Pointer (P)	P000 ~ P127 (CJ, CALL)	
Interrupt Pointer ( I )	I00x, I10x, I20x, I30x, I40x, I50x (External interrupt), x=1 rising edge, x=0 falling edge	
	I6xx, I7xx, I8xx (Timer interrupt), xx=10~99ms	
	I010, I020, I030, I040, I050, I060 : High speed counter interrupt	
Communication Interface	RS-232C (COM1) & RS-232C/RS-422,RS-485 (COM2)	
Calendar (Option)	Week, Year, Month, Day, Hour, Minute, Second	
Constant(K)	Decimal	16 bits: -32,768 ~ +32,767
		32 bits: -2,147,483,648 ~ +2,147,483,647
Constant(H)	Hexadecimal	16 bits: 0000 ~ FFFF
		32 bits: 00000000 ~ FFFFFFFF

## @ Basic Instruction

Mnemonic	Function	Devices	Mnemonic	Function	Devices
LD	LoaD	X . Y . M . S . T . C	MC	Master Control	Y . M .
LDI	LoaD Inverse	X . Y . M . S . T . C	MCR	Master Control Reset	N/A
OUT	OUT	Y . M . S . T . C	MPS	Point Store	N/A
AND	AND	X . Y . M . S . T . C	MRD	Read	N/A
ANI	AND Inverse	X . Y . M . S . T . C	MPP	PoP	N/A
OR	OR	X . Y . M . S . T . C	END	END	N/A
ORI	OR Inverse	X . Y . M . S . T . C	LDP	LoaD Pulse	X . Y . M . S . T . C
ANB	ANd Block	N/A	LDF	LoaD Falling pulse	X . Y . M . S . T . C
ORB	OR Block	N/A	ANP	ANd Pulse	X . Y . M . S . T . C
NOP	No Operation	N/A	ANF	ANd Falling pulse	X . Y . M . S . T . C
SET	SET	Y . M . S	ORP	OR Pulse	X . Y . M . S . T . C
RST	ReSeT	X . Y . M . S . T . C	ORF	OR Falling pulse	X . Y . M . S . T . C
PLS	PuLSe	Y . M .	INV	INVerse	N/A
PLF	PuLse Falling	Y . M .			

## @ STL Instruction

Mnemonic	Function	Devices	Mnemonic	Function	Devices
STL	Beginning of stage Ladder	S	RET	End of Stage Ladder	N/A



